Abstract-A comparative study on the trade-off between the drive current and the total gate capacitance in double-gate (DG) and triple-gate (TG) FinFETs is performed by using 3-D device simulation. As the first result, we found that the optimum ratio of the hardmask oxide thickness (T mask ) to the sidewall oxide thickness (T ox ) is T mask /T ox =10/2 nm for the minimum logic delay (τ) while T mask /T ox =5/1~2 nm for the maximum intrinsic gate capacitance coupling ratio (ICR) with the fixed channel length (L G ) and the fin width (W fin ) under the short channel effect criterion. It means that the TG FinFET is not under the optimal condition in terms of the circuit performance. Second, under optimized T mask /T ox , the propagation delay (τ) decreases with the increasing fin height H fin . It means that the FinFET-based logic circuit operation goes into the drive current-dominant regime rather than the input gate load capacitance-dominant regime as H fin increases. In the end, the sensitivity of Δτ/ΔH fin or ΔI ON '/ΔH fin decreases as L G /W fin is scaled-down.
I. INTRODUCTION
With continuous scaling down of metal-oxidesemiconductor field-effect transistors (MOSFETs) into the nanometer regime, the scaling theory has faced serious technological difficulties. Especially in planar MOSFETs, short channel effects (SCEs) have been very challenging to efficiently control, despite deploying the silicon-on-insulator (SOI) technology, channel/gate engineering, and the ultrathin-body (UTB) structure. On the other hand, non-planar three-dimensional (3-D) transistors are expected to be promising novel device structures to circumvent hurdles of SCEs through the strong control of the electrostatic channel potential by multiple gates [1] . 3-D MOSFET structures, such as double-gate (DG) and triple-gate (TG) FinFETs, provide not only superior immunity to SCEs, the ideal subthreshold slope, and the higher drive current but also the compatibility with conventional CMOS process technology [2] . Although the research on 3-D transistors has been recently in active progress, most design guidelines for device parameters have been focused on the DC characteristics including SCEs or the drive current [3, 4] and the hot carrier reliability [5] . In nanoscale digital VLSI circuits, on the other hand, it is worthwhile to elaborately control both the parasitic capacitance and capacitive coupling between the input and the output in order to estimate the influence on the circuit performance [6] . As the structure of 3-D MOSFETs is getting more complicated, as a performance-booster, a systematic optimization of the trade-off between the gate capacitance and the drive current plays a significant role in the circuit performance.
FinFETs, on the other hand, are often fabricated by using the spacer fin patterning technique with a hard mask oxide or SiN on the top of the Si-fin to define the nano-scale feature size beyond the state-of-the-art lithography. The narrow multi-fin structure, which has flexible controllability on the drive current and circuit implementation, can be efficiently formed by spacer fin patterning [7] . Therefore, the drive current of TG FinFETs can be higher than that of DG FinFETs for the same fin size [8] , because a thin gate oxide is used in the top channel of the Si-fin as is the case in the sidewall channel. Nevertheless, the intrinsic gate delay in TG FinFETs is not necessarily shorter than that in DG FinFETs because the total gate capacitance (the fan-out capacitance in the case of a chain of the logic gates) in the former is larger than that in the latter [9] . Therefore, there is a room to further optimize the top oxide (or hard mask oxide) thickness (T mask ) and the sidewall oxide thickness (T ox ) of the Si-fin for the improved logic gate delay. Furthermore, the height (H fin ) and the width (W fin ) of the Si-fin, which are determined at the initial frontend-of-line (FEOL) process step, should be transferred from the process parameters regime to the circuit design parameters regime in which the resolution of the drive current, controlled by the trimming revision of the backend-of-line (BEOL), is limited by H fin and W fin . In this work, motivated by the requirement of the unified design guide for T mask , T ox , H fin , and W fin for the logic gate delay, a comparative study on the trade-off between the drive current and total gate capacitance in DG and TG FinFETs is performed by using a TCAD 3-D device simulation [10, 11] . In addition to T mask , T ox , H fin , and W fin as design parameters, the ratio of the gate-todrain coupling capacitance (C GD ) to the total gate capacitance (C total ) and the margin to process variations are also investigated.
II. FUNDAMENTAL SIMULATION FRAMEWORK
For improved DC and AC characteristics in FinFETs, several parameters should be considered in the design. As described in Section I, even in the case of a single-fin FET, each parameter critically influences the circuit performance. Therefore, the controlled part of the singlefin FET geometry in the simulation should be well defined as a prerequisite for unified design guidelines. In this Section, the fundamental simulation result on the DC characteristics is shown with geometrical design parameters.
Design Parameter in FinFETs
Geometrical parameters for the single-fin FET simulation are shown in Fig. 1 Table 1 . The other parameters are fixed as follows: the separation between the source/drain (S/D) contact and the gate (L sp =30 nm), the height of the poly-Si gate (T poly =50 nm), the sidewall thickness of the poly-Si gate (L poly =20 nm), and the overlap length of S/D-to-gate (L ov =4 nm; overlap S/D profile with σ=1 nm/dec [12] ). While the conditions of T mask /T ox =1/1 and/or 2/2 nm correspond to TG FinFETs, the other conditions of T mask /T ox work as DG FinFETs (see Table 1 ). In addition, the quantum effects in the Si-fin are also incorporated in the 3-D device simulation.
Most of the split parameters affect each other in complicated manner and consequently determine the respective components in the total gate capacitance C total . On the other hand, fixed parameters do not play a significant role in the logic gate delay or reflect the process-dependent parts [9] . However, it should be noted that I ON (the drive current at V G =V D =V DD ) of FinFETs does not show a dramatic variation with the fluctuation of geometrical parameters, especially in the investigated range over H fin =20~60 nm and W fin =10~30 nm, while that of Si nanowire FETs with a surrounding gate is very sensitive to the variation of geometrical parameters [13] . [14] are satisfied as shown in Table 2 , SCEs are efficiently suppressed in the simulation conditions. Moreover, DC parameters in the simulation results are consistent with previously reported experimental data [9] . Table 2 . DC and SCE parameters in FinFETs 
DC Parameters and SCEs of FinFETs
L G [nm] T mask [nm] V T [V] SS [mV/dec] DIBL [mV/V]
III. SIMULATION RESULTS AND DISCUSSION
In this Section, the establishment of design guide for single-fin FETs is pursued by analyzing the structural dependence of C total , I ON , and τ (the intrinsic logic gate delay) at supply voltage V DD =1.1 V. τ is estimated from the simulation results of C total and I ON . For the purpose of more systematic approach, C total is decomposed into the intrinsic gate capacitance (C in ) and the parasitic selfcapacitance (C p ). Furthermore, the sensitivity of process variations is discussed.
Decomposition of the Total Gate Capacitance C total
In Fig. 3 , various capacitance components consisting of C total are defined with C Tmask as the intrinsic gate capacitance between the gate and the top of the fin, C Tox as the intrinsic gate capacitance between the gate and sidewall of the fin, C Tfr as the gate-to-S/D fringing capacitance through the top of the fin, C Tov as the gate-to-S/D overlap capacitance through T mask , C Sfr as the gateto-S/D fringing capacitance through the sidewall of the fin, and C Sov as the gate-to-S/D overlap capacitance through T ox , respectively. C total includes all of the fringing field effects for the inner and outer fringing fields over the insulator, except the contact-to-contact fields [15] . 
with C i ' defined as the capacitance of C i per unit area. Then, by applying the fixed parameters (T poly =50 nm, L ov =4 nm, and L poly =20 nm), C total can be re-described as
where C in ≡C 1 +C 3 and C p ≡C 2 +C 4 , respectively. Eq. (2) can be re-described as the sum of the W fin -dependent term and the H fin -dependent term written by
For fixed L G , T mask , and T ox , the constants A and B are independent of W fin and/or H fin . Therefore, A and B can be extracted by using the simulation result of C total as a function of various sets of H fin and W fin .
With the definition of the intrinsic coupling ratio ICR≡(C 1 +C 3 )/C total , and the parasitic coupling ratio PCR≡(C 2 +C 4 )/C total (=1−ICR), Fig. 4 shows the W fin -and H fin -dependence of ICR in TG and DG FinFETs. As ICR increases, the design and analysis of the FinFET-based logic circuit by using the simple RC model become more reasonable. In contrast, as PCR increases, the performance of the logic gate becomes more sensitive to the layout, 3-D physical structure, and the Miller effect. As shown in Fig. 4 , while the ICR for W fin =20~30 nm lies in the range of 0.5~0.8, it is lower than 0.5 for W fin =10~20 nm. 
Geometrical Dependence of the Intrinsic Coupling Ratio ICR
As shown in Figs. 5 and 6, the W fin -dependence of ICR is more significant than the H fin -dependence. Here, Fig. 5 shows the case of T ox =1 nm and Fig. 6 does T ox =2 nm, Assuming ICR >0.5 as the criterion of FinFETs, the crossover point lies in W fin ≤20 nm. In addition, in the case of T ox =2 nm (Fig. 6) , the DG FinFET is superior to the TG FinFET with respect to ICR. However, this superiority becomes less conspicuous with further scaling of L G and W fin .
The geometrical dependence of ICR is summarized in Figs. 7 and 8 . W fin is observed to be the most sensitive parameter to ICR. As H fin increases, PCR decreases in almost all of conditions. However, the H fin -dependence of PCR is not so significant and PCR becomes higher than ICR for L G ≤30 nm as mentioned above. Given that the TG FinFET with T ox =1 nm is not desired due to the dramatically increasing gate leakage current in spite of a high ICR, the optimum condition is T mask /T ox =5/1~2 nm. Especially, it is worth to note that the superiority of the ICR in the DG FinFET with the optimized T mask /T ox (=5/1~2 nm) to that in TG FinFET becomes more prominent with increasing the W fin /L G and/or H fin .
Because of the strong T ox -dependence of PCR, the variation of PCR (ΔC p ) due to a process variation of T ox (ΔT ox ) is very important in the co-design of circuits with a 3-D FinFET technology. The H fin -dependence of the sensitivity ΔC p /ΔT ox is shown in Fig. 9 , where the margin of C p to the process variation of T ox becomes more widened with the decrease of H fin . Fig. 9 . The H fin -dependence of ΔC p /ΔT ox . The margin of C p to the process variation of T ox becomes more widened as H fin decreases. +2×H fin ) ), Fig. 10 shows the T mask -and L G /W fin -dependence of I ON '. Needless to say, I ON ' decreases as T mask increases. Also, I ON ' of the TG FinFET is higher than that of the DG FinFET. As shown in Fig.  11 for the H fin -dependence of I ON ' of TG (T mask /T ox =2/2 nm) and DG (T mask /T ox =10/2 nm) FinFETs, I ON ' increases with increasing H fin .
Additionally, in order to investigate the immunity to process variations, the T mask -dependence of ΔI ON '/ΔT mask is shown in Fig.12 . I ON ' is found to be the most sensitive to T mask for T mask =2~5 nm. On the other hands, as seen in Fig. 13 TG FinFETs, τ is improved as H fin increases. It is because the increase of I ON becomes more prominent than the increase of C total . It means that the FinFET-based logic circuit operation goes into the drive current-dominant regime rather than the input gate load capacitancedominant regime as H fin increases. Therefore, H fin should be designed as large as possible as long as the process technology is acceptable. Table 3 summarizes the H fin -and W fin -dependence of Δτ/ΔH fin . As the advantage of the DG FinFET becomes more significant, the precise control of T mask and H fin is strongly required. The sensitivity of τ to H fin decreases with the increase of H fin . Therefore, H fin should be designed as large as possible in perspective of not only the performance but also the design for the process variability. 
IV. CONCLUSIONS
A comparative study on the trade-off between the drive current and the total gate capacitance in DG and TG FinFETs is investigated by using a 3-D device simulation. Our results are summarized as follows:
A. Under fixed L G and W fin in accordance with the SCE criterion, the optimum condition for the minimum τ is T mask /T ox =10/2 nm and T mask /T ox =5/1~2 nm for the maximum ICR, respectively. It means that the TG FinFET is not the optimal condition for the circuit performance. Therefore, the thickness of the hard [5] and further study is required.
Therefore, when the logic circuits based on single-fin FET and/or multi-fin FET structures are physically designed, guidelines suggested in this work will be useful for the assessment of process variations, optimization of structures, and prediction of the circuit performance.
